• List Price: CDN$ 99.79
  • You Save: CDN$ 7.52 (8%)
Temporarily out of stock.
Order now and we'll deliver when available. We'll e-mail you with an estimated delivery date as soon as we have more information. Your account will only be charged when we ship the item.
Ships from and sold by Amazon.ca. Gift-wrap available.
Verilog Hdl Synthesis: A ... has been added to your Cart
+ CDN$ 6.49 shipping
Used: Good | Details
Sold by calibris
Condition: Used: Good
Comment: Ships from the USA. Used good condition: moderate wear, may have limited notes and/or highlighting. Please allow 10-15 business days for delivery
Have one to sell?
Flip to back Flip to front
Listen Playing... Paused   You're listening to a sample of the Audible audio edition.
Learn more
See all 2 images

Verilog Hdl Synthesis: A Practical Primer Paperback – Aug 31 1998

See all formats and editions Hide other formats and editions
Amazon Price
New from Used from
"Please retry"
CDN$ 92.27
CDN$ 92.27 CDN$ 26.98

Save an Additional 10% on Textbooks When you Join Amazon Student

Special Offers and Product Promotions

  • Amazon Student members save an additional 10% on Textbooks with promo code TEXTBOOK10. Enter code TEXTBOOK10 at checkout. Here's how (restrictions apply)

No Kindle device required. Download one of the Free Kindle apps to start reading Kindle books on your smartphone, tablet, and computer.

  • Apple
  • Android
  • Windows Phone
  • Android

To get the free app, enter your e-mail address or mobile phone number.

Product Details

  • Paperback
  • Publisher: Star Galaxy Pub (Aug. 31 1998)
  • Language: English
  • ISBN-10: 0965039153
  • ISBN-13: 978-0965039154
  • Product Dimensions: 22.4 x 17.5 x 1.8 cm
  • Shipping Weight: 181 g
  • Average Customer Review: Be the first to review this item
  • Amazon Bestsellers Rank: #93,139 in Books (See Top 100 in Books)
  •  Would you like to update product info, give feedback on images, or tell us about a lower price?

Inside This Book

(Learn More)
First Sentence
Verilog HDL is a hardware description language that can describe hardware not only at the gate level and the register-transfer level (RTL), but also at the algorithmic level. Read the first page
Explore More
Browse Sample Pages
Front Cover | Copyright | Table of Contents | Excerpt | Index | Back Cover
Search inside this book:

Customer Reviews

There are no customer reviews yet on Amazon.ca
5 star
4 star
3 star
2 star
1 star

Most Helpful Customer Reviews on Amazon.com (beta)

Amazon.com: HASH(0x9be6b690) out of 5 stars 7 reviews
25 of 26 people found the following review helpful
HASH(0x9ba3842c) out of 5 stars Excellent and Practical guide for today's RTL design Feb. 4 1999
By hisashi3.sasaki@toshiba.co.jp - Published on Amazon.com
Format: Paperback
This book gives many examples to help immediate application for practical design. Synthesis is much more important than simulation, because that the major reason of rapid increase of HDL designers is the recent availability of synthesis tool. However, many published books spend little effort for synthesis. This book is the first book that intensively focuses the synthesis in the user's view; how to desribe design to generate intended circuit. No complicated talk on CAD technology. The discussion on blocking vs non-blocking assignments is also valuable for an advancved understanding on the semantic consistency between synthesis and simulation.This book is a really excellent and practical guide for today's RTL design.
14 of 14 people found the following review helpful
HASH(0x9ba36798) out of 5 stars A Synthesis Book...At Last Aug. 1 2001
By ebonizer ramirez - Published on Amazon.com
Format: Paperback
I write this review for two books: Verilog HDL Primer and Verilog HDL "SYNTEHSIS" Primer. Both books are primers, but serve the title very well. The books are straight to the point and do not "ramble" with grammar (ie. he tells you what it is you need to know and does not attempt to distract you). This is the book I use when I look for Verilog contructs for synthesis. The examples resemble closer to real world application including techniques in modeling digital systems. No comparison to the "other" Verilog text (Palnitkar). These two books complement one another. Another good verilog book is by Sternheim, but it is relatively expensive and hard to get.
11 of 11 people found the following review helpful
HASH(0x9baf85ac) out of 5 stars This is a very good (and short) book on Verilog synthesis Nov. 16 2001
By A Customer - Published on Amazon.com
Format: Paperback
The author does a very good job of covering synthesizable Verilog. The numerous examples provide the reader with solid Verilog coding style guidelines. In addition, the author's discussion of blocking and non-blocking assignment statements for synthesizing combinational and sequential logic is very clear and concise. The only complaint I have about the book is its weak treatment of parameterizable design for synthesis. Despite the drawback, this is a very good reference and coding style guide for writing synthesizable Verilog.
2 of 2 people found the following review helpful
HASH(0x9ba14e70) out of 5 stars Useful for Learning Verilog which can be Synthesized March 31 2007
By Gary D. Kahn - Published on Amazon.com
Format: Paperback
I used the book with the XILINX version of ModelSim, a Verilog Simulator.

My goal was to be able to generate synthsizable Verilog without a lot of experimentation.

The style is by example. It is a good source of useful Verilog coding.

It is assumed you have some background in Verilog.

The book could use some tables on logic operators.

I think people who want to learn and use Verilog for synthesizable designs would benifit from having this book close at hand. It could be a really useful text for college students.
2 of 3 people found the following review helpful
By wiredweird - Published on Amazon.com
Format: Paperback Verified Purchase
The 1998 copyright date is at least six Moore generations ago, as of this writing. CAD tools, and synthesis in particualar, have advanced hugely since then, so much of Bhasker's advice simply isn't needed any more - compilers have gotten lots smarter about common subexpressions, for example, so things like manually factoring them out won't have nearly the impact today that they did then.

Also, for some reason, Bhasker seemed to assume only synthesis straight to silicon when, even then, FPGAs were a significant part of the logic market. In the decade since, synthesis for FPGAs has become the dominant model. That means that synthesis tools need to infer uses of block RAMs, hard multipliers, and other special functions from the HDL code, things outside of Bhasker's discussion. The biggest problem might be timing - it just never gets mentioned, even though it's a major headache in most non-trivial designs.

Perhaps, in its day, thie offered a reasonable introduction for the digital ASIC designer. That day passed, and this just doesn't meet the needs of most current logic implementors.

-- wiredweird