Vous voulez voir cette page en français ? Cliquez ici.

Have one to sell? Sell yours here
Tell the Publisher!
I'd like to read this book on Kindle

Don't have a Kindle? Get your Kindle here, or download a FREE Kindle Reading App.

Verilog Hdl Synthesis: A Practical Primer [Paperback]

J. Bhasker


Available from these sellers.


Save Up to 50% on "For Dummies" Books
Lighthearted but not lightweight, For Dummies books are great references not only for tackling new subjects but also for brushing up on subjects with which you're already familiar. Get results while saving up to 50%. See more.

Book Description

Aug. 31 1998 0965039153 978-0965039154
With this book, you can:

- Start writing synthesizable Verilog models quickly.

- See what constructs are supported for synthesis and how these map to hardware so that you can get the desired logic.

- Learn techniques to help avoid having functional mismatches.

- Immediately start using many of the models for commonly used hardware elements described for your own use or modify these for your own application.


Customers Who Bought This Item Also Bought


Product Details

  • Paperback
  • Publisher: Star Galaxy Pub (Aug. 31 1998)
  • Language: English
  • ISBN-10: 0965039153
  • ISBN-13: 978-0965039154
  • Product Dimensions: 22.4 x 17.5 x 1.8 cm
  • Shipping Weight: 181 g
  • Amazon Bestsellers Rank: #969,124 in Books (See Top 100 in Books)

Inside This Book (Learn More)
First Sentence
Verilog HDL is a hardware description language that can describe hardware not only at the gate level and the register-transfer level (RTL), but also at the algorithmic level. Read the first page
Explore More
Concordance
Browse Sample Pages
Front Cover | Copyright | Table of Contents | Excerpt | Index | Back Cover
Search inside this book:

Sell a Digital Version of This Book in the Kindle Store

If you are a publisher or author and hold the digital rights to a book, you can sell a digital version of it in our Kindle Store. Learn more

Customer Reviews

There are no customer reviews yet on Amazon.ca
5 star
4 star
3 star
2 star
1 star
Most Helpful Customer Reviews on Amazon.com (beta)
Amazon.com: 4.3 out of 5 stars  7 reviews
25 of 26 people found the following review helpful
5.0 out of 5 stars Excellent and Practical guide for today's RTL design Feb. 4 1999
By hisashi3.sasaki@toshiba.co.jp - Published on Amazon.com
Format:Paperback
This book gives many examples to help immediate application for practical design. Synthesis is much more important than simulation, because that the major reason of rapid increase of HDL designers is the recent availability of synthesis tool. However, many published books spend little effort for synthesis. This book is the first book that intensively focuses the synthesis in the user's view; how to desribe design to generate intended circuit. No complicated talk on CAD technology. The discussion on blocking vs non-blocking assignments is also valuable for an advancved understanding on the semantic consistency between synthesis and simulation.This book is a really excellent and practical guide for today's RTL design.
14 of 14 people found the following review helpful
5.0 out of 5 stars A Synthesis Book...At Last Aug. 1 2001
By ebonizer ramirez - Published on Amazon.com
Format:Paperback
I write this review for two books: Verilog HDL Primer and Verilog HDL "SYNTEHSIS" Primer. Both books are primers, but serve the title very well. The books are straight to the point and do not "ramble" with grammar (ie. he tells you what it is you need to know and does not attempt to distract you). This is the book I use when I look for Verilog contructs for synthesis. The examples resemble closer to real world application including techniques in modeling digital systems. No comparison to the "other" Verilog text (Palnitkar). These two books complement one another. Another good verilog book is by Sternheim, but it is relatively expensive and hard to get.
11 of 11 people found the following review helpful
4.0 out of 5 stars This is a very good (and short) book on Verilog synthesis Nov. 16 2001
By A Customer - Published on Amazon.com
Format:Paperback
The author does a very good job of covering synthesizable Verilog. The numerous examples provide the reader with solid Verilog coding style guidelines. In addition, the author's discussion of blocking and non-blocking assignment statements for synthesizing combinational and sequential logic is very clear and concise. The only complaint I have about the book is its weak treatment of parameterizable design for synthesis. Despite the drawback, this is a very good reference and coding style guide for writing synthesizable Verilog.
2 of 2 people found the following review helpful
4.0 out of 5 stars Useful for Learning Verilog which can be Synthesized March 31 2007
By Gary D. Kahn - Published on Amazon.com
Format:Paperback
I used the book with the XILINX version of ModelSim, a Verilog Simulator.

My goal was to be able to generate synthsizable Verilog without a lot of experimentation.

The style is by example. It is a good source of useful Verilog coding.

It is assumed you have some background in Verilog.

The book could use some tables on logic operators.

I think people who want to learn and use Verilog for synthesizable designs would benifit from having this book close at hand. It could be a really useful text for college students.
2 of 3 people found the following review helpful
2.0 out of 5 stars Aging Aug. 29 2010
By wiredweird - Published on Amazon.com
Format:Paperback|Verified Purchase
The 1998 copyright date is at least six Moore generations ago, as of this writing. CAD tools, and synthesis in particualar, have advanced hugely since then, so much of Bhasker's advice simply isn't needed any more - compilers have gotten lots smarter about common subexpressions, for example, so things like manually factoring them out won't have nearly the impact today that they did then.

Also, for some reason, Bhasker seemed to assume only synthesis straight to silicon when, even then, FPGAs were a significant part of the logic market. In the decade since, synthesis for FPGAs has become the dominant model. That means that synthesis tools need to infer uses of block RAMs, hard multipliers, and other special functions from the HDL code, things outside of Bhasker's discussion. The biggest problem might be timing - it just never gets mentioned, even though it's a major headache in most non-trivial designs.

Perhaps, in its day, thie offered a reasonable introduction for the digital ASIC designer. That day passed, and this just doesn't meet the needs of most current logic implementors.

-- wiredweird
ARRAY(0xb45b38e8)

Look for similar items by category


Feedback